

AN884

Driving Capacitive Loads With Op Amps

Author: Kumen Blake Microchip Technology Inc.

INTRODUCTION

Operational amplifiers (op amps) that drive large capacitive loads tend to have peaking and oscillation problems when they are not properly compensated. Other problems include: reduced bandwidth, lower output slew rate, and higher power consumption.

This application note explains why these problems occur, how to modify the op amp circuit for better performance, and how to quickly compute circuit values.

SIMPLIFIED OP AMP MODEL

In order to understand how capacitive loads affect op amps, we must look at the op amp output impedance and bandwidth. Figure 1 shows a simplified AC model of an op amp configured for a non-inverting gain of G_N . The open-loop gain is represented by the dependent source with gain $A_{OL}(s)$, where $s = j\omega = j2\pi f$. The output stage is represented by the resistor R_O (open-loop output resistance).



FIGURE 1:

Op amp model.

We will include gain bandwidth product (f_{GBP}), the open-loop gain's "second pole" (f_{2P}) and the non-inverting gain (G_N) in our open-loop gain (A_{OL}(s)) model. Low frequency effects are left out for simplicity.

$$A_{OL}(s) \approx 1 / \left(\frac{s \cdot G_N}{\omega_{GBP}} \left(1 + \frac{s}{\omega_{2P}} \right) \right)$$

 f_{2P} models the open-loop gain's reduced phase margin (PM < 90°) at high frequencies due to internal parasitics. Both f_{2P} and the capacitive load (C_L) reduce the feedback loop's phase margin.

The op amp feedback loop (R_F and R_G) causes its closed-loop behavior to be different from its open-loop behavior. Gain bandwidth product (f_{GBP}) and open-loop output impedance (R_O) are modified to give closed-loop bandwidth (f_{3dBA}) and output impedance (Z_{OUT}). We can analyze the circuit in Figure 1 to give:

$$G_{N} = I + \frac{R_{F}}{R_{G}}$$

$$f_{3dBA} \approx \frac{f_{GBP}}{G_{N}}$$

$$Z_{OUT} = R_{O} / \left(I + \frac{A_{OL}(s)}{G_{N}} \right), \qquad R_{F} + R_{G} \gg R_{O}$$

Figure 2 shows Z_{OUT} 's behavior. At low frequencies, it is constant because the open-loop gain is constant. As the open-loop gain decreases with frequency, Z_{OUT} increases. Past f_{3dB} , the feedback loop has no more effect and Z_{OUT} stays at R_0 . The peaking at G_N = +1 is caused by the reduced phase margin due to f_{2P} .



FIGURE 2: MCP6271's Closed-Loop Output Impedance vs. Frequency.

Figure 3 shows a simple AC model that approximates this behavior. The amplifier models the no-load gain and bandwidth, while the inductor and resistor model the output impedance vs. frequency.



FIGURE 3:

Simplified AC model.

The equations for L_{OUT} and R_{OUT} are:

$$L_{OUT} = G_N R_O / (2\pi f_{GBP})$$

$$R_{OUT} \approx R_O / \left(1 - \frac{f_{GBP}}{G_N f_{2P}} \right), \qquad \frac{f_{GBP}}{G_N} \le \frac{f_{2P}}{2}$$

Note that $\mathsf{R}_{\mathsf{OUT}}$ is larger than R_{O} in order to include f_{2P}'s phase shift effects, especially at low gain (G_N).

CAPACITIVE LOAD COMPENSATION

Our discussion on compensating capacitive loads is divided into three topics. First, we will show the effect of capacitive loads when there is no compensation. Second, we will show a simple compensation method, and how it improves circuit behavior. Last, we will show how to deal with inverting circuits.

Capacitive Load

Figure 4 shows a non-inverting gain circuit with an uncompensated capacitive load. For small capacitive loads and high gains (typically $C_L/G_N < 100 \text{ pF}$), this circuit works quite well.



FIGURE 4: load.

Uncompensated capacitive

Replacing the op amp in Figure 4 with the simplified op amp AC model gives a LC resonant circuit (LOUT and C_I). When C_I becomes large enough, R_{OUT} does a poor job of dampening the LC resonance, which causes peaking and step response overshoot. Also, the overall closed-loop bandwidth (f_{3dB}) is reduced.

We recommend setting $R_F + R_G >> R_{OUT}$ for better circuit performance. A simplified transfer function is:

$$\frac{V_{OUT}}{V_{IN}} \approx G_N / \left(1 + \frac{s}{\omega_P Q_P} + \frac{s^2}{\omega_P^2} \right)$$

where:
$$\omega_P = 2\pi f_P = 1 / \sqrt{L_{OUT} C_L}$$
$$Q_P = R_{OUT} \cdot \sqrt{C_L / L_{OUT}}, \qquad R_F + R_G \gg R_{OUT}$$

w

Now that we have estimates of f_{P} and Q_{P} we can use the equations in Appendix A to estimate bandwidth (f_{3dB}), frequency response peaking (H_{PK}/G_N) and step response overshoot (% $_{ovrsht}$). Note that $\rm f_{3dB}$ is not the same as the op amp's no load -3dB bandwidth (f_{3dBA}).

MCP6271 Example (Uncompensated)

The equations above were used to generate the curves in Figure 5 and Figure 6 for Microchip's MCP6271 op amp. The parameters used are (see Appendix B): f_{GBP} = 2.0 MHz, f_{2P} = 4.5 MHz and R_{O} = 360 Ω . As can be seen at $G_N = =+1 \text{ V/V}$ and $C_L = 100 \text{ pF}$, the response peaks enough to be a concern.



FIGURE 5: Estimate of MCP6271's AC response with $G_N = +1$.



FIGURE 6: Estimate of MCP6271's AC response with $G_N = +10$.

The peaking (H_{PK}/G_N) should be near 0 dB for the best overall performance. Keeping the peaking below 3 dB usually gives enough design margin for changes in op amp, resistor and capacitor parameters over temperature and process. However, the performance is degraded.

For this example, our formulas give the estimated results shown in Table 1. As $\rm C_L$ increases and gain decreases, there is more peaking.

Circuit		Response					
G _N (V/V)	C _L (F)	f _P (Hz)	Q _P ()	f _{3dB} (Hz)	H _{PK} /G _N (dB)	% _{vrsht} (%)	
1.0	10p	9.4M	0.31	3.2M	0	0	
	100p	3.0M	0.98	3.7M	1.1	15	
	1n	940k	3.1	1.4M	9.9	60	
10.0	100p	940k	0.22	220k	0	0	
	1n	300k	0.71	295k	0	4	
	10n	94k	2.2	140k	7.2	49	

TABLE 1:RESPONSE ESTIMATES

Compensated Capacitive Load

The simplest compensation method for capacitive loads is shown in Figure 7. The resistor ${\sf R}_{\rm ISO}$ is used to load down the LC resonant circuit, which reduces frequency response peaking. As can be seen, ${\sf R}_{\rm ISO}$ does not change the DC response or power and only costs one additional resistor.





Compensated capacitive

The simplified op amp AC model produces the following transfer function, where, again, we require $R_F + R_G >> R_{OUT}$.

$$\frac{V_{OUT}}{V_{IN}} \approx G_N / \left(1 + \frac{s}{\omega_P Q_P} + \frac{s^2}{\omega_P^2}\right)$$

where:

$$\omega_P = 2\pi f_P = 1 / \sqrt{L_{OUT} C_L \left(1 + \frac{R_{ISO}}{R_{OUT}}\right)}$$
$$Q_P = 1 / \left(\omega_P \left(\frac{L_{OUT}}{R_{OUT}} + R_{ISO} C_L\right)\right), \quad R_F + R_G \gg R_{OUT}$$

With these equations, we can now find a reasonable R_{ISO} value. When $Q_P = 1/\sqrt{2}$, the response has the highest possible bandwidth without peaking, and the equations are in their simplest form.

$$Q_P = 1/\sqrt{2} \approx 0.707$$

$$R_{ISO} = 0, \qquad C_L \le L_{OUT} / (2R_{OUT}^2)$$
$$R_{ISO} = \frac{L_{OUT}}{R_{OUT}C_L} \cdot \sqrt{\frac{2R_{OUT}^2C_L}{L_{OUT}} - 1}, \qquad C_L > \frac{L_{OUT}}{2R_{OUT}^2}$$

MCP6271 Example (Compensated)

These equations were used to compensate the MCP6271 circuits represented in Figure 5 and Figure 6. The same parameters were assumed, with the only change being the addition of R_{ISO} . The improved results are shown in Figure 8 and Figure 9. Table 2 shows much better results than Table 1.



FIGURE 8: Estimate of MCP6271's compensated AC response with G = +1.



FIGURE 9: Estimate of MCP6271's compensated AC response with G = +10.

Circuit			Response				
G _N (V/V)	C _L (F)	R _{ISO} (Ω)	f _P (Hz)	Q _P ()	f _{3dB} (Hz)	H _{PK} /G _N (dB)	% _{vrsht} (%)
1.0	10p	0	9.4M	0.31	3.2M	0	0
	100p	523	2.1M	0.71	2.1M	0	4
	1n	232	780k	0.71	780k	0	4
10.0	100p	0	940k	0.22	220k	0	0
	1n	0	300k	0.71	300k	0	4
	10n	226	74k	0.71	74k	0	4

TABLE 2: RESPONSE ESTIMATES.

Figure 10 shows the $R_{\rm ISO}$ values for the MCP6271 estimated by the above equations. It is shown versus normalized load capacitance $(C_{\rm L}/G_{\rm N})$ for ease of interpretation. Measured data for one representative part is shown in Figure 11.



FIGURE 10: Estimated R_{ISO} for the MCP6271.



FIGURE 11: Recommended R_{ISO} for the MCP6271.

The main difference between Figure 10 and Figure 11 is at $G_N = +1$. The reduced phase margin at low G_N (caused by f_{2P}) requires additional compensation at low C_L . The simplified equations in this application note give reasonable estimates in this condition, but are not exact.

When large capacitive loads give lower op amp bandwidth than desired, refer to Microchip's line of Power MOSFET Drivers at www.microchip.com.

Inverting Gains

Inverting gain circuits (see Figure 12) are compensated in the same way as non-inverting gain circuits. Since the inverting input of the op amp is at virtual ground, the load presented to the output by the feedback network is now R_F instead of R_F + R_G. Thus, we need to set R_F >> R_{OUT}. Use the noise gain:

$$G_N = I + \frac{R_F}{R_G}$$

in the previous equations, even though the inverting gain is $-R_F/R_G$. For example, an inverting gain of -1 V/V gives $G_N = +2$. The reasons for this behavior come from op amp feedback theory [1, 3].



FIGURE 12: Compensated inverting gain circuit.

SLEW RATE

In Figure 7 and Figure 12, the op amp will produce an output current (I_{OUT}) that goes into C_L . This current cannot exceed the op amp's output short circuit current (I_{SC}). This current limit causes the output slew rate to be limited (SR_{CL}). Note that SR_{CL} is independent of the op amp's internally-set slew rate (SR). We can derive SR_{CL} as follows.

$$\frac{dV_{OUT}(t)}{dt} = \frac{I_{OUT}(t)}{C_L}$$
$$SR_{CL} = max\left(\frac{dV_{OUT}(t)}{dt}\right) = \frac{I_{SC}}{C_L}$$

where:

SR_{CL} is in units of V/s

Slew Rate and Sine Waves

Sine waves with edge rates faster than ${\rm SR}_{\rm CL}$ or SR will cause signal distortion problems. The sine wave

$$V_{OUT}(t) = V_M sin(2\pi f t)$$

has a maximum edge rate of

т

$$eax\left(\frac{dV_{OUT}(t)}{dt}\right) = 2\pi f V_M$$

where:

 $V_{\mbox{\scriptsize M}}$ is the peak output voltage

Thus, we need to keep

$$2\pi f V_M < min(SR_{CL}, SR)$$

One solution is to low-pass filter the signal before it reaches C_L . The filter bandwidth needs to satisfy

$$BW < \frac{\min(SR_{CL}, SR)}{2\pi V_M}$$

Another solution is to add R_{ISO} , as shown in Figure 7 and Figure 12. The maximum current occurs when $V_{OUT}(t) = 0$; at this point the voltage across R_{ISO} is V_M . Thus, we need

$$R_{ISO} > V_M / I_{SC}, \qquad 2\pi f V_M > min(SR_{CL}, SR)$$

This choice will also reduce the signal bandwidth to meet the limit given above. The equations in the "Compensated Capacitive Load" section and Appendix A can be used to find the resulting performance as long as the signal's slew rate does not exceed SR or SR_{CL}.

When large capacitive loads cause a lower slew rate than desired, refer to Microchip's line of Power MOSFET Drivers at www.microchip.com.

Sine Wave Example

Let's look at the MCP6271 with G = +1 V/V and C_L = 1.0 μ F. In Appendix B, we find SR = 0.9 V/ μ s and I_{SC} = 25 mA. This gives:

$$SR_{CL} = 0.028 V/\mu s$$

which is much lower than SR. With a maximum peak voltage of $2.5V_{PK}$, we need an input signal with a bandwidth less than 1.8 kHz.

If we use R_{ISO} to limit the output current, we need it to be > 100 Ω . Setting R_{ISO} = 130 Ω gives:

Note that if we used the R_{ISO} value for response peaking elimination (7.6 Ω), we would achieve a wider bandwidth (29 kHz), but would need to keep $V_M < 0.15 \ V_{PK}$ to avoid output current limiting and severe signal distortion.

Slew Rate and Square Waves

Square waves with fast edges can also cause problems with capacitive loads. The maximum edge rate of a square wave with a (10% to 90%) rise time of t_r and a peak-to-peak voltage of V_{PP} can be approximated as:

$$max\left(\frac{dV_{OUT}(t)}{dt}\right) \approx \frac{0.8V_{PP}}{t_r}$$

Thus, we need to keep

$$0.8V_{PP}/t_r < min(SR_{CL}, SR)$$

One solution to this problem is to use square waves with lower edge rates (higher t_r). Filtering the square waves (lowpass filter bandwidth < $0.35/t_r$) is another approach. Using slower logic gates may be a solution in some cases. It is also possible to add R_{ISO} , as shown in Figure 7 and Figure 12. The maximum current occurs when the ideal output just reaches the new level and $V_{OUT}(t)$ is still slew rate limited. To keep I_{OUT} < $I_{SC},$ we need:

$$R_{ISO} > \frac{V_{PP} - (t_r / 0.8)min(SR_{CL}, SR)}{I_{SC}}$$

Using R_{ISO} will both slow the edges down and change the shape of the transitions.

When large capacitive loads cause a lower slew rate than desired, refer to Microchip's line of Power MOSFET Drivers at www.microchip.com.

Square Wave Example

Let's use the MCP6271 with G = +1 V/V and C_L = 100 nF. In Appendix B, we find SR = 0.9 V/µs and I_{SC} = 25 mA. We can then calculate:

$$SR_{CL} = 0.25 V/\mu s$$

which is significantly slower than SR. With a maximum voltage swing of $5.0V_{PP}$, we need an input signal with a rise time > 16 μ s.

Filtering the input square wave at the input of the op amp would require a bandwidth less than 22 kHz.

If we use R_{ISO} to limit the output current, (with a maximum voltage swing of $5.0V_{PP}$ and an input rise time of 10 µs), we need $R_{ISO} > 75\Omega$. Setting $R_{ISO} = 100\Omega$ gives:

Note that if we used the R_{ISO} value for response peaking elimination (24.0 Ω), we would achieve a wider small signal bandwidth (92 kHz), but would need to keep V_{PP} < 3.7V_{PP} to avoid output current limiting and reduced rise and fall times.

POWER DISSIPATION

It is well known that reactive elements (ideal capacitors and inductors) do not dissipate power. However, an op amp driving a reactive load will dissipate power. This happens because load current in the output stage always flows in a direction that dissipates power. The output transistors rectify the load current.

Figure 7 and Figure 12 show the circuits under discussion. There will be no DC load current because C_L blocks DC. At low frequencies, I_Q (op amp's quiescent current) and C_L will dominate the output current behavior. At high frequencies, R_{ISO} will dominate.

Given an output voltage of

$$V_{OUT}(t) = V_M sin(2\pi ft)$$

it can be shown that the average power dissipated by the op amp at low frequencies is:

$$P_{OA} = (V_{DD} - V_{SS})(I_Q + 2V_M fC_L), \qquad f \ll \frac{1}{2\pi R_{ISO}C_L}$$

The power dissipation increases with frequency because C_L dominates the load.

At high frequencies, the average power dissipated by the op amp becomes constant because R_{ISO} dominates:

$$P_{OA} = (V_{DD} - V_{SS}) \left(I_Q + \frac{V_M}{\pi R_{ISO}} \right) - \frac{V_M^2}{R_{ISO}},$$
$$f \gg \frac{I}{2\pi R_{ISO}C_I}$$

In the frequency range where neither C_L or R_{ISO} dominates the load (f \approx 1/($2\pi R_{ISO}C_L$)), a somewhat conservative estimate of P_{OA} is the minimum value from the two formulas above.

DESIGN VERIFICATION

We recommend that you always verify the performance of your circuit design with SPICE simulations and by breadboarding it on the bench. SPICE macro models of Microchip's op amps are available on the Microchip web site at www.microchip.com for your convenience.

SUMMARY

We have seen that op amps that drive large capacitive loads tend to show peaking and oscillation, reduced bandwidth, lower output slew rate, and higher power consumption. Adding one resistor to the circuit can greatly improve the performance. The resulting bandwidth is a little under the no load bandwidth.

Simple formulas were given that allow a circuit designer to quickly evaluate the impact of capacitive loads. The fix is easy to implement and understand.

Designs that need to drive large capacitors at high bandwidth or rise time may benefit from using Microchip's line of Power MOSFET Drivers.

APPENDIX A: RESPONSE MODEL

In this application note, we have seen transfer functions of the form:

$$\frac{V_{OUT}}{V_{IN}} \approx K / \left(1 + \frac{s}{\omega_P Q_P} + \frac{s^2}{\omega_P^2} \right)$$

This is a 2nd order, low-pass response, which models the op amp circuits in this application note reasonably well. We will show some simple formulas for sine wave and step responses which help evaluate the performance of the circuits in this application note [2,4].

Given f_P (ω_P = $2\pi f_P$) and Q_P , we can calculate the bandwidth (f_{3dB}), peak response frequency (f_{PK}) and gain peaking (H_{PK}/G_N) for a sine wave as follows:

$$\begin{split} f_{3dB} &= \frac{f_P \mathcal{Q}_P}{\sqrt{\frac{l}{2} - \mathcal{Q}_P^2 + \sqrt{\left(\frac{l}{2} - \mathcal{Q}_P^2\right)^2 + \mathcal{Q}_P^4}}}, \qquad \mathcal{Q}_P < 0.7\\ f_{3dB} &= f_P \sqrt{1 - \frac{l}{2\mathcal{Q}_P^2} + \sqrt{\left(1 - \frac{l}{2\mathcal{Q}_P^2}\right)^2 + 1}}, \qquad \mathcal{Q}_P \ge 0.7 \end{split}$$

$$\begin{split} f_{PK} &= 0, \qquad Q_P \leq 1/\sqrt{2} \\ f_{PK} &= f_P \sqrt{1 - \frac{1}{2Q_P^2}}, \qquad Q_P > 1/\sqrt{2} \\ \frac{H_{PK}}{K} &= 1, \qquad Q_P \leq 1/\sqrt{2} \\ \frac{H_{PK}}{K} &= Q_P / \sqrt{1 - \frac{1}{4Q_P^2}}, \qquad Q_P > 1/\sqrt{2} \end{split}$$

The step response overshoot ($\%_{ovrsht}$) and rise time (t_r) are calculated, as follows:

$$\begin{split} &\%_{ovrsht} = 0\%, \qquad Q_P \le 1/2 \\ &\%_{ovrsht} = (100\%)e^{-\pi/(\sqrt{4Q_P^2 - 1})}, \qquad Q_P > 1/2 \\ &t_r \approx 0.35/f_{3dB} \end{split}$$

It is relatively simple to extract K, f_P and Q_P from frequency response simulations or measurements.

- K is the gain at low frequencies (f << f_{3dB})
- f_P is the frequency where the phase is -90°
- $|V_{OUT}/V_{IN}|$ at f_P is KQ_P (in units of V/V)

APPENDIX B: MICROCHIP OP AMPS

The performance parameters of some Microchip op amps shown in Table B-1 below are typical and were extracted from the parts' data sheets. These data sheets contain the officially-supported specifications, and can be found on Microchip's website at <u>www.microchip.com</u>. This data is current as of August, 2003.

TABLE B-1:	TYPICAL MICROCHIP OP AMP				
	PARAMETERS.				

Part	f _{GBP} (Hz)	f _{2P} (Hz)	SR (V/µs)	R_O (Ω)	I _{SC} (mA)
MCP6041	14k	45k	0.0030	37k	21
TC1034 (Note 1)	60k	1.1M	0.035	15k	8
MCP6141	100k	55k	0.024	28k	21
MCP606	155k	620k	0.080	4.2k	17
MCP616	190k	1.1M	0.080	5.0k	17
MCP6001	1.0M	45M	0.6	780	23
MCP6271	2.0M	4.5M	0.9	360	25
MCP601	2.8M	20M	2.3	680	20
MCP6281	5.0M	14M	2.5	170	25
MCP6291	10M	27M	7.0	105	25
MCP6021	10M	124M	7.0	110	30

Note 1: These parameters also apply to the TC1026, TC1029, TC1030 and TC1035.

2: f_{2P} can be estimated from the Open-Loop Gain plots in the data sheet. Estimate the frequency (f_{-135}) where the Open-Loop Phase is -135° (i.e., the phase margin is 45°). Adjust for the typical capacitive load used in the measurements (C_{Ltyp}):

$$\phi_{CLtyp} \approx atan \left(2\pi f_{-135} R_O C_{Ltyp}\right)$$

$$f_{2P} \approx f_{-135} / \tan(45^\circ - \phi_{CLtvp}), \quad \phi_{CLtvp} \le 40^\circ$$

 $f_{2P} \approx 12 f_{-135}, \quad \phi_{CLtyp} > 40^{\circ}$

APPENDIX C: REFERENCES

- [1] Bonnie Baker, "Operational Amplifier AC Specifications and Applications," Microchip Application Note 723 (DS00723).
- [2] Charles Phillips and H. Troy Nagle, "Digital Control System Analysis and Design", 2nd ed., Prentice Hall, 1990, pp 192-3.
- [3] Adel Sedra and Kenneth Smith, Microelectronic Circuits, 3rd ed., Saunders College Publishing, 1991, Chapter 8.
- [4] Benjamin Kuo, "Automatic Control Systems", 5th ed., Prentice Hall, 1987.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART,

PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,

In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro[®] 8-bit MCUs, KEELoq[®] code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 **China - Beijing** Unit 915

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building No. 2 Fengxiangnan Road, Ronggui Town Shunde City, Guangdong 528303, China Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea 168-1, Youngbo Bldg. 3 Floor

Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781 Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340

United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/28/03